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a b s t r a c t
Integrated circuit designs are veriﬁed through the use of circuit simulators before being reproduced in
real silicon. In order for any circuit simulation tool to accurately predict the performance of a CMOS design, it should generate models to predict the transistor’s electrical characteristics. The circuit simulation
tools have access to massive amounts of data that are not only dynamic but generated at high speed in
real time, hence making fast simulation a bottleneck in integrated circuit design. Using all the available
data is prohibitive due to memory and time constraints. Accurate and fast sampling has been shown to
enhance processing of large datasets without knowing all of the data. However, it is diﬃcult to know in
advance what size of the sample to choose in order to guarantee good performance. Thus, determining
the smallest suﬃcient dataset size that obtains the same accurate model as the entire available dataset
remains an important research question. This paper focuses on adaptively determining how many instances to present to the simulation tool for creating accurate models. We use Support Vector Machines
(SVMs) with Chernoff inequality to come up with an eﬃcient adaptive sampling technique, for scaling
down the data. We then empirically show that the adaptive approach is faster and produces accurate
models for circuit simulators as compared to other techniques such as progressive sampling and Artiﬁcial
Neural Networks.
© 2016 Elsevier B.V. All rights reserved.

1. Introduction and motivation
Circuit model simulations have led to huge improvements in integrated circuit performance, as critical transistor dimensions scale
below the 100 nm (nanoscale) regime. The output of these simulations are performance prediction models of integrated circuits
that predict the performance as functions of the design parameters. This task of circuit simulation is computationally (both time
and memory) expensive. As a result, simulation tools require sampling techniques [1,2] for creating models that are accurate and efﬁcient. In this paper, we use adaptive sampling with Support Vector Machines (SVM) for generating the models of nanoscale CMOS
inverter circuits for generating not only accurate, but also computationally eﬃcient models.
Sampling can be a powerful technique for fast simulations as it
avoids unnecessary processing of the whole data. However, one of
the challenges of sampling is the way it is evaluated, as sampling
involves a risk of reaching improper conclusions [3]. One way of
evaluating a sampling strategy is called the Probably Close Enough
(PCE) criterion (which is modeled after the Probably Approximately
∗
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Correct (PAC) criteria [1]). The PCE idea is to think about taking a
sample that is probably good enough, meaning that there is only a
small chance that the data mining algorithm could do better by using the entire database instead. We would like the smallest sample
size |Di | such that:

P r[|acc (D ) − acc (Di )| ≥  ] ≤ δ

(1)

where acc(Di ) refers to the accuracy of our mining algorithm after seeing a sample of size Di (where Di subset of D), acc(D) refers
to the accuracy after seeing all records in the database,  is a parameter to be speciﬁed describing what close enough means, and
δ is a parameter describing what probably means. PCE is similar to
the PAC bound in computational learning theory [15]. One of the
goals of this paper is to determine the sample size |Di | that satisﬁes Eq. (1), given the approximation parameter  and conﬁdence
parameter δ .
The remainder of the paper is organized as follows. Section 2
discusses the contributions of this paper. Section 3 discusses prior
research relevant to this work. Section 4 formulates the problem.
In Section 5 we introduce adaptive sampling using Chernoff bound
for support vector machines. We then perform our experiments on
SPICE data in the next section. We ﬁnally summarize our results
and conclude.

http://dx.doi.org/10.1016/j.micpro.2016.03.007
0141-9331/© 2016 Elsevier B.V. All rights reserved.
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2. Contributions of this paper
The novel contributions of this paper are as follows:
1. Adaptive sampling with SVM is proposed, which can be used
to develop faster and accurate simulations instead of using all
of the available data. Bootstrap samples are used with Chernoff inequality to make the samples independent of one another, which is required for streaming (or online) learning. This
technique is demonstrated on ﬁve medium and two massive
datasets.
2. Two prior progressive sampling methodologies and one prior
adaptive sampling methodology using Artiﬁcial Neural Network
(ANN) are investigated and compared with our technique with
regard to computational time and number of instances required
for convergence.
3. We demonstrate the accuracy of the constructed SVM model
(on a 45 nm CMOS inverter) by showing the correlations between the SVM predicted results and the SPICE simulations.
Fig. 1. Hypothetical learning curve.

3. Related prior research
3.1. Sampling
During the last decade, managing large data streams has been
one of the most time-consuming and non-trivial activities which
usually requires expert knowledge. One of the solutions is to sample by analyzing the distribution of data in a database [25], another
solution exploits adaptivity to focus on highly informative columns
which enables to do away with the usual incoherence assumptions
on the row-space while achieving competitive sample complexity
bounds [22,26]. Sub-modular functions have been used in connection to data subset selection by connecting sub-modularity to likelihood functions of classiﬁers [14,27].
3.2. Using machine learning techniques for circuit simulation tools
ANN has been widely used for simulating circuits for tackling
the complexity of circuit optimization [19]. It has been used for
selecting the channel length and width [4], modeling signal and
noise behavior [7], circuit sizing for technology independent circuits [8], for simulation of nanoscale circuits [9] and modeling onchip spiral inductors [10]. Although ANN has shown to have many
beneﬁts, it suffers from being very slow. For fast, yet accurate design optimization, we propose adaptive sampling for improving
speed and using support vector machines for improving accuracy.
3.3. Learning curve phenomenon
A learning curve as shown in Fig. 1 shows the relationship between sample size and model accuracy. The horizontal axis represents n, the number of instances in a given dataset, which can vary
between 0 and N, the total number of available instances. The vertical axis represents the accuracy of the model produced by a data
mining algorithm when given a sample of size n. Learning curves
typically have a steeply sloping portion early in the curve, a more
gently sloping middle portion, and a plateau late in the curve [6].
The plateau occurs when adding additional data instances does not
improve accuracy. When a learning curve reaches its ﬁnal plateau,
we say it is converged. We denote the training set size at which
convergence occurs as nmin .
Progressive sampling [5,6] starts with a small random sample
of data and sequentially adds new data points (using arithmetic
or geometric series) until a test of convergence is passed. John
and Langley [5] introduced arithmetic sampling which uses a ﬁxed
schedule Sa = {|D1 |, |D1 | + β , |D1 | + 2β , . . . , |D1 | + k.β}, where |D1 |

is the starting sample size, and β is the ﬁxed difference between
successive terms. However, as argued by Provost et al. [5] the main
drawback of arithmetic sampling is that if nmin is a large multiple of |D1 | then the approach will require many runs of the underlying classiﬁcation mining algorithm. Provost, Jensen and Oates
[6] considered using geometric sampling which uses the schedule
Sg = ak .|D1 | = {|D1 |, a.|D1 |, a2 .|D1 |, a3 .|D1 |, . . . , ak .|D1 |}, where a is
the common ratio. They show that geometric schedules are robust for medium to large datasets. One of the limitations of this
approach is overshooting. For example, in the KDD CUP dataset,
where nmin = 56,600, the geometric schedule is as follows: <100,
20 0, 40 0, 80 0, 160 0, 320 0, 640 0, 1280 0, 2560 0, 10240 0 > . Notice
here that the last sample has overshot nmin by 45,800 instances.
However, the both sampling schedules are determined a priori, and
not dependent on the dataset at hand or the data mining algorithm
used.
3.4. Limitations of progressive sampling
There are certain drawbacks of progressive sampling:
(a) Sampling schedules determined a priori: The sample sizes in
progressive sampling can be determined beforehand, and are
not dependent on the dataset at hand.
(b) Overshooting: As described in the previous section, geometric
sampling has the tendency to overshoot the optimum sample size nmin as the sample size increases exponentially with
each iteration.
(c) Sample measure: There is no measure of uncertainty such as
bias or variance used for picking any sample. A good sampling algorithm is expected to have low bias and low sampling variance. There characteristics have not been explored
in progressive sampling.
(d) Convergence tests: The tests of convergence used in progressive sampling are not full proof, and the algorithm could
converge at a local optimum (if the learning curve is not
smooth) instead of the actual global optimum (plateau region).
In order to overcome the limitations of progressive sampling we
use adaptive sampling which attempts to determine the optimal
sample size nmin and SVM. SVM is important because they are robust to very large number of variables and small samples [13], can
learn both simple and highly complex classiﬁcation models and
employ sophisticated mathematical principles to avoid overﬁtting.

Please cite this article as: A. Satyanarayana, Performance modeling of CMOS inverters using support vector machines (SVM) and adaptive
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4. Problem formulation

D of size m. Then θ is a utility conﬁdence bound for u iff for any
δ , 0 < δ ≤ 1,

Let X̄ be the input vector containing the following circuit design
parameters:

P r[|u(D ) − uˆ (Di )| ≤ θ ] ≥ 1 − δ

(a) the channel width of the NMOS transistor (Wn ),
(b) the channel width of the PMOS transistor and (Wp ),
(c) the output load capacitor (CL ).
Let Ȳ be the output vector containing the performance parameters of the design:
(a)
(b)
(c)
(d)

output rise time (τR ),
fall time (τF ),
inverter switching point (VSP ) and
average power consumption (Pav ).

X̄ = [Wn , Wp , CL ]

(2)

Ȳ = [τR , τF , VSP , Pav ]

(3)

The performance model is thus written as

Ȳ = f (X̄ )

(4)

This relationship between the circuit design parameter and the
performance parameter is generally strongly nonlinear and multidimensional. Traditionally this is evaluated through SPICE simulation. The corresponding support vector machine model is written
as

Ȳ = fSV M (X̄ )

(5)

where fSVM is a support vector machine, Ȳ is a q dimensional output vector of the SVM X̄ is the SVM input vector. This work, therefore, attempts to construct fSVM such that it is a faithful approximation of the original function f.
5. Adaptive sampling using Chernoff inequality for support
vector machines
5.1. Support vector machines vs artiﬁcial neural networks
Traditional neural networks have issues with generalization and
can produce models that tend to overﬁt the data. SVMs are based
on the Structural Risk Minimization (SRM) principle (i.e. minimizing an upper bound on the empirical risk), which has been shown
to be better than the Empirical Risk Minimization (ERM) principle
(i.e. minimizing the error on the training data) employed by ANN
[16]. This makes the SVM generalize the data better and has outperformed ANN in many applications [17,18].
For evaluating the performance of the SVM classiﬁers, we see
how closely the predicted values are to the actual values by using
the following metric: Accuracy (Acc) is deﬁned as the percentage
of correctly classiﬁed instances in the dataset:

Acc =

|Tp | + |Tn |
N

Eq. (7) says that θ provides a two-sided conﬁdence interval on
uˆ (Di ) with conﬁdence δ . In other words, the probability of drawing a sample Di , such that the difference between the true and estimated utility of any hypothesis disagree by θ or more (in either
direction) lies below δ .
The utility function we consider is the average over all instances, of some instance function f(xi ), where xi ∈ D. The utility
is then deﬁned as

uˆ (Di ) =

Thus the inputs and outputs of the performance model are as
follows:

(6)

where |Tp | denotes the number of true positives, |Tn | denotes
the number of true negatives and N denotes the size of the test
dataset.
5.2. Utility conﬁdence interval and Chernoff inequality
Deﬁnition 1 (Utility conﬁdence interval). Let u be the utility function. Let u(D) denote the true quality when using all of the data,
and let uˆ (Di ) denote its estimated quality based on a sample Di ⊆

(7)

|Di |
1 
f ( xi )
|Di |

(8)

i=1

For the rest of this paper, the utility function that we will be using
is the classiﬁcation accuracy acc(xi ) (i.e. f (xi ) = acc (xi )).
In order to overcome some of the limitations of progressive
sampling, we introduce a dynamic adaptive sampling schedule,
which selects instances to be included in the sample that depends
on data characteristics obtained from the current sample. In our
preliminary work in this area [11], we showed that the primary
purpose of adaptive (that varies with the problem) sampling is to
take advantage of data such as classiﬁcation accuracy in order to
obtain more precise estimates of the next sample. In this paper,
we extend our previous approach by using adaptive sampling on
SVM by bootstrap sampling for circuit simulation.
Deﬁnition 2 (Chernoff inequality [12]). Consider the independent
Bernoulli trials X1 , X2 , . . . , Xm with P r[Xi = 1] = p (probability of
success) and P r[Xi = 0] = 1 − p (probability of failure). Let X be the
sum of the outcomes of these m trials: X = X1 + X2 + · · · + Xm . If
X
we denote p as m
, then the general form of Chernoff Bounds
(where the expected value of X, E[X] = mp) is

P r[| p − p | ≥  ] ≤ e

−mp 2
2

(9)

Chernoff inequality is used to bound the chance that an arbitrary random variable X takes a value that is far away from its
expected value E[X]. We can combine the two concepts, namely,
conﬁdence bounds and the Chernoff inequality because of the following observations:
1. 0–1 loss function for classiﬁcation accuracy: We treat classiﬁcation accuracy of each instance as an independent Bernoulli trial
which gets 1 if the predicted values equals actual value and 0
otherwise.
2. The utility function is the average over all the instances of the
0-1 loss function, as shown in Eq. (8).
Combining Eqs. (7) and (9) we get

P r[|u(D ) − uˆ (Di )| ≥  ] ≤ e

−mp 2
2

≤δ

(10)

Since we do not know u(D), the utility for the entire dataset, we
consider only pairwise samples at stages i and i − 1 respectively.
We use the terminology uˆ (Di ) to represent the utility at stage i
and uˆ (Di−1 ) the utility at stage i − 1 to reﬂect our approach. The
probability of failure that the distance between these utilities differ
greater by distance  is

P r[|uˆ (Di ) − uˆ (Di−1 )| ≥  ]

(11)

Using Chernoff inequality (Eq. (9)), we can obtain the number of
instances (drawn independently) needed at each iteration to be

m≥

2
uˆ (Di )


1
1
log
δ
2

(12)
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Fig. 2. Adaptive sampling algorithm using Chernoff inequality and support vector machine.

An important ingredient for sampling algorithms is how to determine when to stop at a particular sample size. If the expected utility in moving from stage i to i + 1 is less than a small number, we
stop. That is, we would stop when



uˆ (Di+1 ) − uˆ (Di ) ≤ 

(13)

Using the deﬁnition of utility from Eq. (8), and setting f (xi ) =
acc (xi ), the classiﬁcation accuracy (a 0–1 loss function), we obtain (we refer to  as the stopping threshold and Eq. (14) as the
stopping criterion)



|Di+1 |


|Di |
1 
 1 

acc
(
x
)
−
acc
(
x
)
 |D |
i
i ≤
|Di | i=1
 i+1 i=1


(14)

The dynamic adaptive sampling algorithm is shown in Fig. 2.
5.3. Bootstrap sampling
In order to use the Chernoff bounds to solve for the number of
instances at each iteration, we need to draw samples that are independent of one another, so that they can work with an incremental learner like SVM. To achieve this, we use bootstrapping which
is basically random sampling with replacement. A great advantage
of bootstrap is its simplicity. It is a straightforward way to derive
estimates of standard errors and conﬁdence intervals for complex
estimators of complex parameters of the distribution, such as percentile points, proportions, odds ratio, and correlation coeﬃcients
[15]. Bootstrap is also an appropriate way to control and check the
stability of the results. Although, for most problems it is impossible
to know the true conﬁdence interval, bootstrap is asymptotically

more accurate than the standard intervals obtained using sample
variance and assumptions of normality.
Theorem 1. The DASA(D, , δ ) algorithm produces a series of utilities
uˆ (D0 ), uˆ (D1 ), uˆ (D2 ), . . . , uˆ (Dm ), such that,
1. uˆ (Dm ) ≥ uˆ (Di ), 0 ≤ i ≤ m − 1
m

2. the sample mean 1n ∗ [uˆ (Di+1 ) − uˆ (Di )] converges to the popui=1

lation mean as n → ∞, where n is the number of samples.
Proof. Our approach moves from Di to Di+1 iff the expected utility
u(Di+1 ) is better than u(Di ) by at least  , and hence (1) follows. We
deﬁne qi = uˆ (Di+1 ) − uˆ (Di ). Let S be the sample mean over n samples
given by

1 
∗
qi
n
m

S=

i=1

This average tends to the true population mean as n → ∞ at the rate
of convergence given by Chernoff bounds: The probability that “qi is
more than μ + γ ” goes to 0 exponentially fast as n increases; and for
a ﬁxed n, exponentially as γ increases and hence (2) follows. Formally
we have
γ 2

P r[qi > μ + γ ] ≤ e−2n(  )

where  is the range of possible values for uˆ (Di+1 ) − uˆ (Di ).



6. Empirical results
We present our results to demonstrate the use of dynamic
adaptive sampling with SVM by ﬁrst testing our approach on
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Table 1
Comparison of the total number of instances required for the different methods to reach convergence.
Dataset

Full: SN = {N}

Geo: Sg = ak .|Di |

Chernoff (ANN)

Chernoff (SVM)

OracleS0 = {nmin }

LED
Waveform
Census
Amazon access
Bank marketing
KDD cup
NASA HTTP
US census
Youtube comedy slam

10 0,0 0 0
10 0,0 0 0
32,0 0 0
30,0 0 0
45,211
235,0 0 0
461,612
2,458,285
1,138,562

6,300
25,500
25,500
26,200
42,891
204,700
409,500
2,001,492
945,872

5,100
16,108
10,014
12,453
30,295
67,800
158,345
1,003,343
532,187

3,193
14,294
7,324
10,453
29,027
61,320
149,035
908,921
501,392

2,0 0 0
12,0 0 0
8,0 0 0
7,700
27,934
56,600
130,645
830,423
482,871

Table 2
Comparison of the mean computational time (in CPU seconds) required for the different methods to obtain the same accuracy (averaged over 20 runs of the experiment).
Dataset

Full: SN = {N}

Geo:Sg = ak .|Di |

Chernoff (ANN)

(SVM)

Oracle S0 = {nmin }

LED
Waveform
Census
Amazon access
Bank marketing
KDD cup
NASA HTTP
US census
Youtube comedy slam

46.51
558.91
48.76
32.98
40.23
17870.59
38160.78
179729.34
82491.51

15.67
89.76
10.77
12.45
17.98
5616.89
13482.49
148923.35
26341.23

25.87
156.73
27.84
21.44
29.44
3116.84
8713.00
94728.31
14120.57

15.34
97.38
20.14
15.31
20.35
2518.31
6126.74
72519.44
13108.22

5.72
32.85
13.87
8.56
15.33
1826.16
4719.85
69293.11
10923.13

some datasets from UCI repository [23] and real world web trace
datasets [24]. We used WEKA platform for our experiments [28]. In
WEKA 3.6.4, the implementation of SVM is called SMO; the implementation of C4.5 Decision Tree is J48. In our experiments, we ran
these implemented methods using our prepared DASA code (written in Java) on the WEKA platform. We then show in the following
section that this technique works with modeling CMOS inverters.

6.1. SVM with Chernoff bounds on medium and massive datasets
We present our technique of using SVM on ﬁve medium sized
datasets from the UCI repository [23]: LED, WAVEFORM, AMAZON,
BANK and CENSUS (adult) and two large datasets YOUTUBE and
US CENSUS. We also use two massive real world Web traces: KDD
CUP 20 0 0 and NASA-HTTP [24]. We use LS-SVM learner for all the
datasets. We compare our method with other methods (Full, Geo
and Oracle), and the results are shown in Tables 1 and 2. We compare the different approaches with our method using the following
two performance criteria.
(a) The mean computational time: The runtimes were averaged
over 20 runs of each of the ﬁve datasets. The experiments
were run on a 3.00 GHz Pentium Dual Core CPU with 1.96
GM of RAM running under the x86 Windows Operating System. Linux time command was used to produce the results
in Table 2.
(b) The total number of instances needed to converge: If the
sampling schedule is S =< |D1 |, |D2 |, |D3 |, · · · , |Dk | >, then
the total number of instances would be |D1 | + |D2 | + |D3 | +
· · · + |Dk |.
We compare our convergence method with other methods,
which are as follows:
1. (Full): SN = {N}, a single sample with all the instances. This is
the most commonly used method. This method suffers from
both speed and memory drawbacks.
2. (Geo): Geometric Sampling [6], in which the sample size is
created geometrically, Sg = {|D1 |, a.|D1 |, a2 .|D1 |, · · · , ak |D1 |}. We
use |D1 | = 100 and a = 2 as used by Provost et al. [6].

Table 3
Range of circuit design parameters.
Parameters

Min

Max

Wn (nm)
Wp (nm)
CL (pf)

90
90
1

10 0 0
10 0 0
5

3. (Chernoff using ANN): Adaptive sampling using Chernoff
bounds [11], where we use  = 0.001 and δ = 0.05 (95% probability).
4. (Chernoff using SVM and Bootstrap Sampling): Adaptive sampling using Chernoff bounds and SVM, where we use  = 0.001
and δ = 0.05 (95% probability).
5. (Oracle): SO = {nmin }, the optimal sample size determined by
the omniscient oracle; we determined nmin empirically by analyzing the full learning curve beforehand.
6.2. SVM with Chernoff inequality on CMOS inverter:
Data Generation: For our data generation, we used CMOS inverters that are constructed corresponding to the circuit design parameters listed in Table 3. The channel length of both the transistors is
ﬁxed at 45 nm which is the minimum of the process technology.
The other process technology parameters are taken from Berkeley
Predictive Technology model ﬁle [20]. Based on Halton sequence
generator [21], uniformly distributed samples are generated within
the speciﬁed range. T-SPICE simulation is used to generate the data
corresponding to those sample points. Transient analysis and DC
transfer sweep analysis are performed in order to extract the performance parameters.
Scaling: SVMs assume that the data it works with is in a standard range, usually either 0 to 1, or –1 to 1 (roughly). Therefore,
the normalization of feature vectors prior to feeding them to the
SVM is very important. (This is often called whitening, although
there are different types of whitening.) Hence, for each dimension,
the values are scaled to lie roughly within this range. It is observed
from Table 3 that the input parameters vary over a wide range.
Similarly, the output performance parameters vary over a wide
range. Therefore, data scaling is required for eﬃcient construction
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Fig. 3. Adaptive sampling algorithm using Chernoff inequality and support vector machine.
Table 4
Comparison of the total number of instances required for the different methods to reach convergence.
Dataset

Full:SN = {N}

Arith: Sa = |D1 | + k.β

Geo: Sg = ak .|Di |

Chernoff(ANN)

Chernoff (SVM)

OracleS0 = {nmin }

T-SPICE

1030

10 0 0

800

752

672

659

Table 5
Comparison of the cpu time required for the different methods to reach convergence.
Dataset

Full: SN = {N}

Arith:Sa = |D1 | + k.β

Geo:Sg = ak .|Di |

Chernoff (ANN)

Chernoff (SVM)

Oracle S0 = {nmin }

T-SPICE

693.2

178.39

152.9

142.8

108.4

64.2

of the SVM model. In this work, we have used linear scaling of the
data between 0 and 1, described by the following formula:

x˜ = x˜min +

x − xmin
(x˜max − x˜min )
xmax − xmin

(15)

And the corresponding de-scaling formula is given by

x = xmin +

x˜ − x˜min
(x˜max − x˜min )
x˜max − x˜min

(16)

where x, xmin , xmax represent the original data and x˜, x˜min , x˜max
represent the scaled data.
Data Organization: k-fold cross-validation: We use k-fold crossvalidation, in which the original sample is randomly partitioned
into k equal sized sub-samples. Of the k sub-samples, a single subsample is retained as the validation data for testing the model,
and the remaining k − 1 sub-samples are used as training data.
The cross-validation process is then repeated k times (the folds),
with each of the k sub-samples used exactly once as the validation data. The k results from the folds can then be averaged (or
otherwise combined) to produce a single estimation. The advantage of this method over repeated random sub-sampling is that all
observations are used for both training and validation, and each
observation is used for validation exactly once. In this paper, we
use 10-fold cross-validation.
Results: The learning curve results of the three sampling techniques are shown in Figs. 3(a)-3(d) for each of the chosen per-

formance parameters. Arithmetic samples reaches convergence (or
the plateau region of the learning curve) using the most number of iterations as shown in Table 4. Geometric sampling overshoots our optimum nmin by many instances. In our approach at
each iteration, we draw a new sample (bootstrapped) of size |Di+1 |
based on our DASA algorithm. This sample will be based on the
dataset on hand, and not independent as with progressive sampling approaches. Table 5 shows the times used by the different
approaches to reach convergence.
Fig. 4 shows the scatter plots between the SVM predicted values
and the SPICE simulation. We notice that there is nearly perfect
correlation with unity correlation coeﬃcient. These demonstrate
the accuracy of the constructed SVM model.
7. Conclusion
Circuit simulation tools have access to massive amounts of data
that are not only dynamic but generated at high speed in real time,
hence making fast simulation a bottleneck in integrated circuit design. Using all the available data is prohibitive due to memory and
time constraints. In this paper, we use an adaptive sampling technique and demonstrate that it enhances processing large datasets.
One of the deﬁning problems of data mining is determining
the smallest training set size for massive datasets. We attempt to
address this problem for massive datasets using our incremental
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Fig. 4. Adaptive sampling algorithm using Chernoff inequality and support vector machine.

dynamic adaptive sampling approach and demonstrate it on CMOS
inverters for SVM learners, that addresses two key questions: 1)
Has convergence occurred and 2) If not, how many more are required at each iteration of the algorithm. In this paper we address
these two questions together using Chernoff bounds and bootstrapping. We have shown that convergence detection can be done effectively and moderately eﬃciently using the adaptive technique.
Our empirical results show that although geometric sampling performs well for medium sized datasets in terms of computational
size required, the adaptive approach outperforms other approaches
in the case of massive datasets.
In our future work we will work on the challenges that the introduction of simulation-based analog synthesis tools creates for
analog modeling. These tools routinely visit 103 to 105 fully simulated circuit solution candidates. We will extend our current work
to adaptively sample from large-scale data mining to build models
that capture signiﬁcant regions of this visited performance space,
parameterized by variables manipulated by synthesis, trained by
the data points visited during synthesis. Our future work will also
focus on challenge from several application domains which exhibit
the property of inherent application resilience, offering entirely
new avenues for performance and power optimization by relaxing the conventional requirement of exact (numerical or Boolean)
equivalence between the speciﬁcation and hardware implementation.
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